Cited by — Breaking the Drivability-Threshold-Voltage Trade-off in 40 nm Vertical Gate-All-Around Oxide FETs via Spacer-Defined Offset Engineering | ResearchHub - ResearchHub

ResearchGate

Google Scholar

ORCID

TikTok

Download ResearchHub

GET IT ONGoogle PlayComing soonDownload on theApp StoreComing soonEXPLORE IT ONAppGalleryComing soon

Research

Research Researchers Journals Institutions RHR Rankings

Contribute

Projects Questions Datasets Opportunities

Platform

ResearchHub platform About Blog Community Help API Licensing

Shopping

PDFHuB HubStor

Contact and support

Need help, have a question, or want to contact the ResearchHub team?

Contact and support support@aresearch.uk

Help Article feed Privacy Terms Cookies This work is licensed under Creative Commons Attribution 4.0 InternationalCC BY 4.0

Privacy-aware community infrastructure

Research graph

Cited by

Admitted local publications that cite Breaking the Drivability-Threshold-Voltage Trade-off in 40 nm Vertical Gate-All-Around Oxide FETs via Spacer-Defined Offset Engineering.

No admitted local citation edges point to this work yet.