An efficient VLSI architecture and FPGA implementation of the Finite Ridgelet Transform

Enriched recordOpen access

Shrutisagar Chandrasekaran, Abbes Amira, Minghua Shi, Amine Bermak

Abstract

No public abstract is available from the verified source records.

Authors

Institutions

Provenance

crossref

Confidence 100%

openalex

Confidence 95%

Referenced works

No local reference links have been materialized yet.

No local citing links have been materialized yet.

10.1109/icip.2000.899394

10.1109/icip.2002.1038034

Unresolved referenced work

Kept as external metadata until matched

10.1109/34.254058

10.1109/34.254058 · 1993

Unresolved referenced work

Kept as external metadata until matched

Unresolved referenced work

Kept as external metadata until matched

10.1090/conm/063/876312

10.1090/conm/063/876312 · 1987

Unresolved referenced work

Kept as external metadata until matched

10.1109/iscas.2005.1465963

10.1109/iscas.2005.1465963 · 2005

10.1049/el:20040566

10.1049/el:20040566 · 2004

10.1109/fpl.2005.1515763

Unresolved referenced work